View U6220B_1027025.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

U6220B
1.3 GHz PLL for TV- and VCR- Tuner
Description
The U6220B is a single chip frequency synthesizer with I2C bus and 3-wire bus control (universal bus). This IC contains a high frequency prescaler, a crystal oscillator, a switchable reference divider, 5 open collector switching outputs and an additional mixer switch output for band switching. The U6220B is especially designed for low cost, high performance 2-band and EasyLink tuners (please see application note ANT017 `Semiconductors for TV Tuners - The New EasyLink Concept').
Features
D 1.3 GHz divide-by-8 prescaler integrated D EasyLink interface to MOSMIC and mixer IC D Universal bus: D 3-wire bus mode:
4 port outputs (open collector) Lock-signal output (open collector)
I2C bus or 3-wire bus I2C bus software compatible to U6204B 3-wire bus software compatible to U6359B (18 bit)
D Low power consumption (typ. 5 V / 20 mA) D Electrostatic protection according to MIL-STD 883 D SO16 small package
D I2C bus mode:
5 port outputs (open collector) 4 addresses selectable at Pin 3 for multituner application
Block Diagram
AS / ENA 3 SCL 5 SDA 4 Universal bus control ( I2 C-bus or 3-wire bus) 5 bit latch
6 7
Ports T1
VHF VHF L/H UHF
8
9 P6 / Lock 10 FM Trap 11 MS
7 bit latch Vs
8 bit latch
6 bit latch
12
15 bit latch OS
GND 15
14
RFi
T0 8 Prescaler 15 bit counter
5I FPRD
13
Phase detector RD1 CRYSTAL RD2
Charge pump
16 VD
1 2
Oscillator 256 / 512 / 1024 FRFD
12426
PD
Figure 1. Block diagram
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
1 (14)
Preliminary Information
U6220B
Ordering Information
Extended Type Number U6220B-APG3 Package SO16 plastic Remarks Taped and reeled
Pin Description
PD Q1 AS/ENA SDA 1 2 3 4 16 VD 15 GND 14 RFi 13 RFi 12 Vs 11 MS 10 FM Trap 9
12427
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
SCL 5 VHF 6 VHF L/H 7
UHF 8
P6/Lock
Symbol PD Q1 AS/ ENA SDA SCL VHF VHF L/H UHF P6/ Lock FM Trap MS VS RFi RFi END VD
Function Charge pump output Crystal input Address select input Enable input Data input/ output Clock input VHF switch VHF low/ high switch UHF switch Port output (I2C bus mode) Lock output (3-wire bus mode) Channel 6 FM Trap switch Mixer switch output Supply voltage RF input RF input Ground Active filter output
Figure 2. Pinning
Description
The U6220B is a single cip PLL designed for TV and VCR receiver systems. It consists of a divide-by-8 prescaler (up to 1.3 GHz) with an integrated preamplifier, a 15bit programmable divider, a crystal oscillator and a reference divider with three selectable divider ratios (B256 / / a phase/frequency detector together with a charge-pump, which drives the tuning amplifier. Only one external transistor is required for varactor line driving. The device can be controlled via a I2C bus format or 3-wire bus format. It detects automatically which bus format has been received, therefore there is no need for a bus selection pin. In I2C bus mode the device has four programmable addresses, programmed by applying a specific input voltage to the address select input, enabling the use of up to four synthesizers in a system. The same pin serves in 3-wire bus mode as the enable signal input. Five open collector outputs for band switching functions are included, four of them are capable of sinking at least 10 mA and the VHF L/H output can sink 30 mA. One of these open collector outputs serves as a lock-signal output in the 3-wire bus mode. The MS output is provided to control directly a mixer-oscillator IC according to the band switching information.
B512 B1024),
2 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
Absolute Maximum Ratings
All voltages are referred to GND (Pin 15) Parameters Supply voltage RF input voltage Crystal oscillator voltage Charge pump output voltage Active filter output voltage Bus input/ output voltage SDA output current Address select / ENA voltage Mixer switch voltage Port output current Port output current Total port output current Port output voltage Junction temperature Storage temperature Test Conditions / Pins Pin 12 Pins 13 and 14 Pin 2 Pin 1 Pin 16 Pins 4 and 5 Open collector Pin 4 Pin 3 Pin 11 Pins 6, 8-10 Pin 7 Pins 6 to 10 Pins 6 to 10 Symbol VS RFi Q1 PD VD VSDA,SCL ISDA VAS/ENA MS VHF L/H Min. -0.3 -0.3 -0.3 -0.3 -0.3 -0.3 -1 -0.3 -0.3 -1 -1 -0.3 -0.3 -40 -40 Max. 6 VS + 0.3 VS + 0.3 VS + 0.3 VS + 0.3 6 5 VS + 0.3 VS + 0.3 15 40 50 14 6 150 150 Unit V V V V V V mA V V mA mA mA V V C C
Open collector, Open collector, Open collector, In off state, In on state
Tjmax Tstg
Operating Range
All voltages are referred to GND (Pin 15) Parameters Supply voltage Ambient temperature Input frequency Programmable divider Test Conditions / Pins Pin 12 Pins 13 and 14 I2C bus mode 3-wire bus mode Symbol VS Tamb Rfi SF Min. 4.5 -20 80 256 256 Typ. 5 Max. 5.5 85 1300 32767 16383 Unit V C MHz
Thermal Resistance
Parameters Junction ambient Symbol RthJA Test conditions Soldered to PCB Value 110 Unit K/W
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
3 (14)
Preliminary Information
U6220B
Electrical Characteristics
Test conditions (unless otherwise specified): VS = 5 V, Tamb = 25C Parameters Supply current Test Conditions / Pins VHF, UHF: on VHF L/H, FM Trap: off Pin 12 Symbol IS Min. 15 Typ. 20 Max. 25 Unit mA
Input sensitivity fRFi = 80 - 1000 MHz Pin 13 VRFi 1) 10 315 fRFi = 1300 MHz Pin 13 VRFi 1) 40 315 Crystal oscillator Recommended crystal series 10 200 resistance Crystal oscillator drive level Pin 2 50 Crystal oscillator source -650 Nominal spread impedance Pin 2 External reference input AC coupled sinewave 2 8 frequency Pin 2 External reference input AC coupled sinewave Vi 1) 70 200 amplitude Pin 2 Switching output / lock output (open collector, VHF (Pin 6), UHF (Pin 8), P6/Lock (Pin 9), FMtrap (Pin 10), Lock condition: LOW) Leakage current VH = 13.5 V IL 10 Saturation voltage IL = 10 mA VSL 2) 0.5 VHF L/H switching output (open collector, VHF L/H (Pin 7)) Leakage current VH = 13.5 V IL 10 2) Saturation voltage IL = 30 mA VSL 0.5
mVrms mVrms
W
mVrms
"15%,
W
MHz mVrms
mA
V
mA
V
Notes: 1) RMS - voltage calculated from the measured available power om 50 W 2) Tested with one switch active. The collector voltage may not exceed 6 V
4 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
Electrical Characteristics (continued)
Parameters Charge pump output, PD Charge pump current `H' (I2C and 3-wire bus mode) Charge pump current `L' (only I2C bus mode) Charge pump leakage current Charge pump amplifier gain Bus inputs, SDA, SCL Input voltage high Input voltage low Input current high Input current low Leakage current Test Conditions / Pins 5l = 1, VPD = 1.7 V Pin 1 5l = 1, VPD = 1.7 V Pin 1 T0 = 0, VPD = 1.7 V Pin 1 Pins 1 and 16 IPDTRI IPDL Symbol IPDH Min. Typ. Max. Unit
"180 "50 "5
6400 3 5.5 1.5 10
mA
nA nA
Pins 4 and 5 Pin 4 and 5 Vi`H' = VS Pins 4 and 5 Vi`L' = 0 V Pins 4 and 5 VS = 0 V Pins 4 and 5
Vi`H' Vi`L' Ii`H' Ii`L' IL VSDA`L'
V V
mA mA
-10 10 0.4
mA
V
Output voltage SDA ISDA`L' = 3 mA (open collector) Address selection / Enable input, AS / ENA Input current high Vi`H' = VS Input current low Vi`L' = 0 V Mixer switch output, MS Output voltage VHF IMS = -20 uA Output voltage UHF IMS = -20 uA
Pin 4 Pin 3 Pin 3 Pin 11 Pin 11 Ii`H' Ii`L' VMS VHF VMS UHF 10 -100 0 3.5 0.25 VS-0.75 1 VS
mA mA
V
mA
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
5 (14)
Preliminary Information
U6220B
Functional Description
The U6220B is programmed via a 2-wire I2C bus or 3-wire bus depending on the received data format. The three bus inputs Pins 3, 4 and 5 are used as address select, SDA and SCL inputs in I2C bus mode and as ENABLE, DATA and CLOCK inputs in 3-wire bus mode. The data includes the scaling factor SF (15/14bit) and switching output information. In I2C bus mode, there are some additional functions included for testing of the device. Oscillator frequency calculation: fVCO = 8 x SPF x frefOSC / SRF fVCO: SPF: SRF: Locked frequency of voltage controlled oscillator Scaling factor of programmable divider (15bit in I2C- or 14bit in 3-wire bus mode) the requested fVCO is entered, the phase detector and charge pump together with the tuning amplifier adjusts the control voltage of the VCO until the output signals of the programmable divider and the reference divider are in frequency locked and phase locked. The reference frequency may be provided by an external source capacitively coupled into Pin 2, or by using an on-board crystal with an 18 pF capacitor in series. The crystal operates in the series resonance mode. In I2C bus mode the reference divider division ratio is selectable to to two bits of the control byte 2. In 3-wire bus mode it is fixed to Therefore, with a 4 MHz crystal and the nominal division ratio of of the reference divider, the comparison frequency is 7.8125 kHz, which gives 62.5 kHz steps for the VCO, or with a 3.2 kHz crystal respectively 6.25 kHz comparison frequency and 50 kHz VCO step size. In addition, there are switching outputs available for band switching and other purposes.
B512/ B1024
B512.
B256/
B512
3-wire bus mode)
B512/ B1024/ in I C bus mode or B512 in
2
Scaling factor of reference divider (B256/
frefOSC: Reference oscillator frequency: 3.2/ 4 MHz crystal or external reference frequency This input amplifier together with a divide-by-8 prescaler provides excellent sensitivity (see `TYPICAL PRESCALER INPUT SENSITIVITY'. The input impedance is shown in the diagram `TYPICAL IMPEDANCE'. When a new divider ratio according to
Application
A typical application is shown on page 13. All input/ output interface circuits are shown on page 11. Some special features which are related to test- and alignment procedures for tuner production are explained together within the following bus mode description.
I2C Bus Description
When the U6220B is controlled via a 2-wire I2C bus format, then data and clock signals are fed into the SDA and SCL lines respectively. The table `I2C BUS DATA FORMAT' describes the format of the data and shows how to select the device address by applying a voltage at Pin 3. When the correct address byte has been received., the SDA line is pulled low by the device during the acknowledge period, and then also during the acknowledge periods, when additional data bytes are programmed. After the address transmission (first byte), data bytes can be sent to the device. There are four data bytes requested to fully program the device. The table `I2C BUS PULSE DIAGRAM' shows some possible data transfer examples. Programmable divider bytes PDB1 and PDB2 are stored in a 15 bit latch and control the division ratio of the 15 bit programmable divider. The control byte CB1 enables the control of the following special functions: - 5l-bit switches between low and high charge pump current - T1-bit enables divider test mode when it is set to logic 1 - T0-bit allows to disable the charge pump when it is set to logic 1 - RD1-bit and RD2-bit allow to select the reference divider factor. - Os-bit disables the charge pump drive amplifier output when it is set to logic 1. The charge pump current can only be controlled in I2C bus mode. In 3-wire bus mode, there is always the high charge pump current active. The OS-bit function disables the complete PLL function. This enables the tuner alignment by supplying the tuning voltage directly through the 33 V supply voltage of the tuner. The control byte CB2 programs the switching outputs VHF, VHF L/H, UHF, P6, FM Trap according the band switching logic table on page 8.
6 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
I2C Bus Description (continued)
Description Address byte Programmable divider, byte 1 Programmable divider, byte 2 Control byte 1 Control byte 2 A = Acknowledge, X = not used MSB 1 0 n7 1 x 1 n14 n6 5l P6 0 n13 n5 T1 x I2C Bus Data Format 0 n12 n4 T0 P4 0 n11 n3 x x AS1 n10 n2 RD2 P2 AS2 n9 n1 Rd1 P1 0 n8 n0 OS P0 A A A A A
n0...n14: T0, T1:
P0, 1, 2, 4 P6 5I: OS:
SF = 16384 x n14 + 8192 x n13 +...+2 x n1 + n0 T1 = 1: divider test mode on T1 = 0: divider test mode off FPRD at Pin 6/ FRFD at Pin 7 T0 = 1: charge pump disable T0 = 0: charge pump enable Band switching according logic table page 8 Port output P6 = 1; open collector active Charge pump current switch 5l = 1: high current 5l = 0: low current Output switch OS = 1: varicap drive disable OS = 0: varicap drive enable
Scaling factor (SF) Testmode selection
RD1, RD2: Reference divider selection RD2 0 0 1 1 RD1 0 1 0 1 Reference divider ratio off 1024 256 512
AS1, AS2: Address selection Pin 3 AS1 0 0 1 1 AS2 1 0 0 1 Address 1 2 3 4 Dec. value 194 192 196 198 Voltage at Pin 3 open 0 to 10% VS 40 to 60% VS 90 to 100% VS
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
7 (14)
Preliminary Information
U6220B
I2C Bus Description (continued)
Band Switching Logic in I2C Bus Mode
(2 mixer EasyLink with MOSMIC gate1 switch off logic) P0 P4 P2 P1 VHF Pin6 on off off off VHF L/H Pin 7 off on off off UHF Pin 8 off on on on FM Trap Pin 10 off off off on MS Pin 11 4V 0V 0V 0V
UHF VHF high VHF low (except channel 6) VHF channel 6 - - - - -
1 0 0 0
0 0 0 1
0 1 0 0
0 0 1 1
Port VHF switches the VHF MOSMIC (inverse logic) Port VHF L/H switches the VHF switching-diode (high output current output) Port UHF switches the UHF MOSMIC (inverse logic) Port FM Trap switches the FM Trap in channel 6 Port MS switches the MX band switch input (e.g. U2326B)
I2C Bus Pulse Diagram
ADDRESS BYTE / A / 1.BYTE /A/ 2.BYTE /A/ 3.BYTE /A/ 4.BYTE /A/
SDA
SCL START 1 2 3 4 5 6 7 8 9 1... 8 9 1... 8 9 1... 8 9 1... 8
12428
9
STOP
Data transfer examples START - ADR - PDB1 -PDB2 - CB1 - CB2 - STOP START - ADR - CB1 - CB2 -PDB1 - PDB2 - STOP START - ADR - PDB1 - PDB2 - CB1 - STOP START - ADR - CB1 - CB2 - PDB1 - STOP START - ADR - PDB1 - PSB2 - STOP START - ADR -CB1 - CB2 - STOP START - ADR - CB1 - STOP
Description START ADR PDB1 PDB2 CB1 CB2 STOP
= Start condition = Address byte = Programmable divider byte 1 = Programmable divider byte 2 = Control byte 1 = Control byte 2 = Stop condition
8 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
I2C Bus Description (continued)
I2C Bus Timing
t
W STT
SDA
t S STT
SCL
t LOW
t HIGH
tR
tF
t S STP
t H STT
START CLOCK
t S DAT
t H DAT
STOP
12429
DATACHANGE
Parameter Rise time SDA, SCL Fall time SDA, SCL Clock frequency SCL Clock `H' pulse Clock `L' pulse Hold time start Waiting time start Setup time start Setup time stop Setup time data Hold time data
Symbol tR tF FSCL tHIGH tLOW tH STT tW STT tS STT tS STP tS DAT tH DAT
Conditions
Min.
0 4 4 4 4 4 4 0.3 0
Max. 15 15 100
Unit
ms ms
kHz
ms ms ms ms ms ms ms ms
3-Wire Bus Description
When the U6220B is controlled via a 3-wire bus format, then data, clock and enable signals are fed into the SDA, SCL and AS/ENA lines respectively. The diagram `3-WIRE BUS PULSE DIAGRAM' shows the data format. The data consist of a single word, which contains the programmable divider (14bit) and switch information (4 bit). The data is only clocked into the internal data shift register on the negative clock transition during the enable high period. During enable low periods, the clock input is disabled. New data words are only accepted by the internal data latches from the shift register on a negative transition of the enable signal, if exactly eighteen clock pulses were sent during the high period of the enable. The data sequence and the timing is described in the following diagrams. In 3-wire bus mode Pin 9 becomes automatically the lock-signal output. an improved lock detect circuit generates a flag when the loop has attained lock. `In lock' is indicated by a low impedance state (on) of the open collector output. In 3-wire bus mode, the high charge pump current is always. Only in I2C bus mode can the charge pump current be controlled. The complete PLL function can be disabled by programming a division ratio of zero, which is normally not used. This enables the tuner alignment by supplying the tuning voltage directly through the 33-V supply voltage of the tuner. In 3-wire bus mode the division ratio of the reference divider is fixed to divide by 512. It can be controlled only in I2C bus mode.
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
9 (14)
Preliminary Information
U6220B
3-Wire Bus Description (continued)
Band Switching Logic in 3-Wire Bus Mode
(2-mixer EasyLink with MOSMIC gate 1 switch off logic) B1 B2 B3 B4 VHF Pin 6 on off off off VHF L/H Pin 7 off on off off UHF Pin 8 off on on on FM Trap Pin 10 off off off on MS Pin 11 4V 0V 0V 0V
UHF VHF high VHF low (except channel 6) VHF channel 6 - - - - -
1 0 0 0
0 0 0 1
0 1 0 0
0 0 1 1
Port VHF switches the VHF-MOSMIC (inverse logic) Port VHF L/H switches the VHF-switching diode (high output current output) Port UHF switches the UHF-MOSMIC (inverse logic) Port FM Trap switches the FM Trap in channel 6 Port MS switches the MX band switch input (e.g. U2326B)
3-Wire Bus Pulse Diagram
B1 SDA 4 Bit Ports B2 B3 14 Bit scaling factor SF B4 MSB LSB
SCL
AS / ENA
12430
Figure 3.
3-Wire Bus Timing
SDA LSB
SCL
AS / ENA
TL
TS
TC
TH
TSL
TT
12431
Figure 4.
Parameter Setup time Enable hold time Clock width Enable setup time Enable between two transmissions Data hold time
Symbol TS TSL TC TL TT TH
Conditions
Min. 2 2 2 10 10 2
Max.
Unit
ms ms ms ms ms ms
10 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
Input/ Output Interface Circuits
Vs 1.5k 1.5k 1k RFi RFi AS/ENA Vs
12435 12432
Figure 8. Address select/Enable input Figure 5. RF Input
Vs
MS Vs
12436
Port
Figure 9. Mixer switch output
Vs
12433
SDA/SCL
Figure 6. Ports
ACK
12437
Vs
Figure 10. SCL and SDA input
Vs 60 2k PD
Crystal Q1
12434
OS
VD 45k
12438
Figure 7. Reference oscillator
Figure 11. Loop amplifier
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
11 (14)
Preliminary Information
U6220B
Typical Prescaler Input Sensitivity
Vi (mVrms on 50 W)
100
10 1
0,1 0 200 400 600 800 1000 1200 1400 1600 1800 2000
Typical Input Impedance
j 0.5j 2j
12 (14)
I I I IIIII I I IIIIIIIIIIIIIIII II I IIIIIIIIIIIIIIII I II IIIIIIIIIIIIIIII
Operating window Frequency (MHz)
Figure 12.
12439
1000
0.2j
5j
0 0.2 0.5 1 2 5 100 MHz X X
R
-0.2j
500 MHz 1 GHz X -0.5j -j
Figure 13.
-5j
X 1.5 GHz
-2j Z0 = 50 W
12440
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
U6220B
Application Circuit
MOSMIC MX / OSC
f IF ANT
10k OSC 4n7
AGC IF-Section
f VCO 33 V 22 k 39 n
PD 2 1 16 11 6 VHF L/H
4 MHz 18 p
1n
13
RFi 14
1n
12 15
Vs GND AS / ENA SCL from/to SDA P6 / Lock
22 k 180 n
VD
U6220B
7 UHF 8 FM Trap 10
MS VHF
3 5 4 9
mC
12441
Figure 14.
Package Dimensions
Small outline plastic package, 16 pin-SO16 Dimensions in mm
3,85 max
1,4
0,49 0,35 1,27 16 8,89 9
0,1 min
5,2 5,0 6,2 6,0
0,25 0,15
(1,7) (1,45)
1
9,85 max
8
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96
13 (14)
Preliminary Information
U6220B
Ozone Depleting Substances Policy Statement
It is the policy of TEMIC TELEFUNKEN microelectronic GmbH to 1. Meet all present and future national and international statutory requirements. 2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances ( ODSs). The Montreal Protocol ( 1987) and its London Amendments ( 1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. TEMIC TELEFUNKEN microelectronic GmbH semiconductor division has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents. 1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively 2 . Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency ( EPA) in the USA 3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C ( transitional substances ) respectively. TEMIC can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.
We reserve the right to make changes to improve technical design and may do so without further notice. Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use TEMIC products for any unintended or unauthorized application, the buyer shall indemnify TEMIC against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use. TEMIC TELEFUNKEN microelectronic GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany Telephone: 49 ( 0 ) 7131 67 2831, Fax number: 49 ( 0 ) 7131 67 2423
14 (14)
Preliminary Information
TELEFUNKEN Semiconductors Rev. A2, 23-Sep-96

▲Up To Search▲

Price & Availability of U6220B

	To Download U6220B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .